Use of flip-chip bonded VCSELs in which the bump conveys the heat into the host substrate. Minimization of thermal impedance via shortening of top mirror stack while maintaining low current threshold. Mirror stack shortening is facilitated by use of top high-adhesion gold contact. First result of study will be plot of thermal impedance vs. threshold current as number of mirror pairs is varied.
Accomplished Milestones
We have achieved -500 K/W thermal impedance but not demonstrated reliable operation of this device due to its simple design, which has a mesa etched through the active region leading to high surface recombination velocity and associated defect propagation. For reliable design, a trench-mesa construction must be used, with additionally offset contacting to the buried n-layer, to reduce this free-surface defect source. Concurrently, we have measured the reliability of commercial flip-chip designs and found that the mechanical stress induced by the flip-chip bonding leads to -two orders of magnitude decrease in lifetime. The scientific and engineering quandary is how to achieve the low thermal impedance of close bonding to the active region, without inducing higher failure rates at a given temperature. Additionally, figure 1 shows that thermal impedance must further be reduced to -100 KNV for reliable 40 Gbit/second operation.
Near-Term Milestones
> In further near-term study, we intend to construct trench-mesa VCSEL's at our current thermal impedance target of 500 K/W and repeat the lifetime study performed with the commercial flip-chip devices, hopefully closing the circle data point shown in figure 1.
Long-Term Milestones
The medium term milestone is to then reduce thermal impedance of our flip-chip bonded VCSEL's to 100 K/W using better materials and device design, which should place us at a lifetime of -250 hours at 40 Gbit/second. The long term milestone is to deduce the physical phenomena directly responsible for the increase failure rate due to flip-chip bonding and eliminate it, increasing lifetime to -25000 hours at 40 Gbit/second, or 3 years. , 10000 requires failure=40C.
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.E die-bonded is not yet determined (due to the simple nature of the device design which is not made for reliability), projected onto this dashed curve. So, to achieve reliable 40 Gbit/second data rates using VCSEL's, (1) low thermal impedance must be achieved using flip-chip bonding without associated detrimental stress effects, and (2) thermal impedance must yet be reduced through more exotic device design.
